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A multiplexing architecture for mixed-signal CMOS fuzzy controllers
 Limits to precision impose limits to the complexity of analog circuits, hence fuzzy analog
controllers are usually oriented to fast low-power systems with low-medium complexity. This
paper presents a strategy to preserve most of the advantages of an analog implementation, while
allowing a marked increment in system complexity. 
Introduction: Because analog fuzzy controllers operate in fully parallel mode, they are well
suited for applications that require high operation speed. However, the most complex
monolithic analog controller chips reported to date feature 13-rule at 3-input [1] and 16-rule
at 2-input [2] − much smaller than the up to 100-rule and 4-input reported for digital chips
[3]. 
A major obstacle to increasing the complexity of fully-analog controller chips is the
existence of global computation nodes where the errors caused by the rule antecedent
circuits are aggregated; for instance, the centre of gravity is evaluated in such a node. This
obstacle is specially pertinent for those architectures based on lattice partitions of the
universe of discourse because these partitions (otherwise advantageous for control
applications [4]) make the rule count increase exponentially with the input count. Thus, the
accumulated error increases exponentially as well, and the system architecture may become
unfeasible even for low numbers of inputs. 
This paper presents a novel mixed-signal controller chip architecture which maintains the
fully-parallel operation feature of analog chips but obtains the accumulated error
independent of the number of rules. It takes advantage of the fact that each fuzzy rule
influences the system output only inside a local, limited region of the universe of discourse.
Consequently, the universe of discourse can be split into sub-regions and the output for
each sub-region can be calculated by only evaluating a reduced number of fuzzy rules
(called active rules [5]). This number is the same for each sub-region, but the corresponding
rule parameters differ from one region to another. Our proposal implements this reduced
number of rules by a low-dimension programmable analog processor, and employs
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multiplexing to cover the entire universe of discourse. On chip digital circuits are employed
for multiplexing and for programmability.      
Architecture and Functional Description: Consider the bi-dimensional lattice partition in
Fig.1. It shows the universe of discourse split into interpolation intervals, each having a
different set of active rules. For instance, any input pair  in the light-shaded interval
 maps onto an output determined by the rules in the
dark shaded interval (active rules) while all remaining rules have no influence on the output.
Only the active rule membership functions and their associated singleton values are needed
for the interpolation procedure. In addition, the only membership function pieces needed
are those which actually contribute to the system output. Thus, in the case illustrated in
Fig.1, only the pieces drawn with thick lines and the singletons associated with the four
active rule consequents,  are needed to generate the
output in the interval .
Fig.2 shows the proposed architecture for a controller with  inputs,  labels per input
(thus  rules), and with  bits per singleton. It comprises the following blocks:
•A/D Converters: Their function is to encode the interpolation interval  associated with
the current input. There are , one per input, with a resolution equal to the next superior
integer , i.e. . Thus, this battery of converters provides a word of
bits that drives the interval selector block and the digital memory block. 
• Interval Selector: It selects a set of voltage values  to drive the analog core
and, thus, makes it implement the active membership functions.
•Digital Memory: It selects the active singleton programming values  that
configure the rule block of the analog core consequents of the active rules. These are digital
words of as many bits as needed to encode the required set of singleton values.
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•Analog Core: It performs the fuzzy computation having a set of programming inputs which
are driven by the interval selector and the digital memory blocks. These inputs set up the
analog core to work with the rule set that determines the system output, which means  speci-
fying the membership functions associated with the rule antecedents as well as the singleton
values related to the consequents.The internal architecture of the analog core is the same as
for the fuzzy controller in [2], but just  rules are needed here, and only two membership
functions per input. 
Results and conclusions: An example 64-rule, 2-input, 4-bit singleton controller ( ,
 and ) has been designed in a CMOS 0.7μm technology to demonstrate the
viability of the proposed architecture.
High-speed flash A/D converters are used for interval encoding. The poly-silicon resistor
array used to generate the converter thresholds is also exploited to generate the interval
selector voltages. Thus, this latter block includes only analog switches and some logic. The
memory block is designed carefully so that the data are put in the singleton programming
bus in the proper order − necessary to reduce the memory size by a factor of . Finally,
the 4-rule 2-input processing core is constructed by using building blocks similar to those
presented in [2].
Fig.3 shows the DC surface response of the controller for a case where the singletons are
chosen to clearly display all the interpolation points. The DC accuracy was around 1%.
Fig.4 illustrates controller transient behavior for different values of  (2.80V, 2.90V, 2.95V
and 3V) forcing  to change for each of these values. The input was chosen so that the
trajectory goes through different sub-regions. The delay time, including the time required
for dynamic reconfiguration, is around 500ns. Chip power consumption is 16mW.
It is illustrative to compare the speed, area and power of this mixed-signal controller to
that of a pure analog one with the same number of inputs and rules and
digitally-programmable singletons. Assuming that the singletons are encoded with the same
number of bits, the size of the digital memory is the same for the two controllers. However,
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while the number of rule blocks is  for the fully-analog one, it is only  for the new
one. The larger the ratio  the more advantageous and less error-prone is the
new architecture as compared to a fully-analog one. Thus, while the circuit in [2] (designed
in a 1μm technology) comprises 16rules with 470ns delay, 8.6mW power consumption and
1.6mm2 area, the example controller implements 64rules with almost the same delay, 16mW
power and only 1mm2 area.
Fig. 1: Universe of discourse split into interpolation intervals
Fig. 2: Proposed architecture
Fig. 3: DC surface response of the example controller
Fig. 4: Controller transient behavior 
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